
## Orchestrating Coherence and Consistency in Heterogeneous Shared Memory Systems

Caroline Trippel

Assistant Professor of Computer Science & Electrical Engineering
Stanford Differentiated Access Memories Project
May 10, 2024

## 20 years ago, fundamental power limits forced a move to multi-core processors




#### Memory consistency model formalization efforts

**2005:** Intel's first **multicore** silicon production begins **2004:** AMD demonstrates first x86 **multicore** processor


1983: IBM System/370 memory consistency model

1979: Lamport's sequential consistency for multiprocessors



## Memory consistency (and cache coherence) for homogeneous compute, homogeneous memory

#### Is this a legal program outcome?




Forbidden: SC, x86-TSO, RVTSO

Permitted: Arm, Power, RVWMO, PTX

"For a shared memory machine, the memory consistency model [MCM] defines the architecturally visible behavior of its memory system. Consistency definitions provide rules about loads and stores (or memory reads and writes) and how they act upon memory. As part of supporting a memory consistency model, many machines also provide cache coherence protocols that ensure that multiple cached copies of data are kept up-to-date."

#### Memory consistency (and cache coherence) for homogeneous compute, homogeneous memory

C1 reads values for x in a different order than C0 writes them!



Forbidden: All cache-coherent architectures

Consistency

Coherence

"For a shared memory machine, the memory consistency model [MCM] defines the architecturally visible behavior of its memory system. Consistency definitions provide rules about loads and stores (or memory reads and writes) and how they act upon memory. As part of supporting a memory consistency model, many machines also provide cache coherence protocols that ensure that multiple cached copies of data are kept up-to-date."

### Orchestrating correct parallel program execution for homogeneous compute, homogeneous memory

end:

High-level language (HLL) MCMs specify the ordering requirements of memory operations in a program.

C11 MCM says that assert cannot fail.

// core 0

ST X = 1

ST flag = 1

// core 1

LD flag = r1

cmp r1, #1

bne end

LD  $X \rightarrow r2$ 

Instruction set architecture (ISA) MCM specifies the ordering guarantees of memory operations executing on hardware.

Forbidden: SC, x86-TSO, RVTSO

Permitted: Arm, Power, RVWMO, PTX

### Orchestrating correct parallel program execution for homogeneous compute, homogeneous memory


```
atomic_bool flag;
atomic_int x;
                                                                      High-level language (HLL) MCMs
// thread 0
                          // thread 1
                                                                      specify the ordering requirements of
                                                                      memory operations in a program.
x.store(1, RLX)
                          if (flag.load(ACQ) == true)
                              assert (x.load(RLX) == 1)
flag.store (true, REL)
                                                                      C11 MCM says that assert cannot fail.
                     HLL-to-ISA MCM compiler mappings
// core 0
                          // core 1
                            LD flag = r1
STX = 1
                                                             Instruction set architecture (ISA) MCM
FENCE
                            cmp r1, #1
                                                             specifies the ordering guarantees of
                                            Need fences
ST flag = 1
                            bne end
                                                             memory operations executing on hardware.
                                            to forbid illegal
                            FENCE
                                            execution.
                                                             Forbidden: SC, x86-TSO, RVTSO
                                                             Permitted: Arm, Power, RVWMO, PTX
                            LD X \rightarrow r2
```

end:

#### Landscape of ISA Memory Consistency Models


_	Preserved program order within a thread			Store propagation order				Dependency orde			
Fences /								<b>&gt;</b>			
ISA	PPO					Store Atomicity			Dependencies		
MCM	$\mathbf{W}{ ightarrow}\mathbf{R}$	$\mathbf{W} { ightarrow} \mathbf{W}$	$R{ ightarrow}R$	${f R}{ ightarrow}{f W}$	MCA r	·MCA	nMCA	$\operatorname{addr}$	data	$\operatorname{\mathbf{ctrl}}$	
x86-TSO [OSS09]	mfence	1	1	✓		✓		n/a	n/a	n/a	
RVTSO [WA19]	fence rw,rw	✓	✓	✓		✓		n/a	n/a	n/a	
ARMv8 [ARM13]	l dmh	dmb, stl	dmb, lda, ctrlisb	dmb, lda, stl, ctrlisb		✓		1	1	<b>✓</b>	
RVWMC [WA19]	fence rw,rw, fence.tso	fence rw,rw, fence rw,w, fence w,w	fence rw,rw, fence r,rw, fence r,r	fence rw,rw, fence r,rw, fence rw,w		✓		1	1	<b>/</b>	
ARMv7 [ARM13a	dmb	dmb	dmb, ctrlisb	dmb, ctrlisb			<b>✓</b>	1	1	<b>✓</b>	
Power [IBM13]	hwsync	hwsync, lwsync	hwsync, lwsync, ctrlisync	hwsync, lwsync, ctrlisync			<b>✓</b>	1	1	<b>✓</b>	
PTX [LSG19]	fence.sc.{scope}	<pre>fence.sc.{scope}, fence.acq_rel.{scope}, st.release.{scope}</pre>	<pre>fence.sc.{scope}, ld.acquire.{scope}, fence.acq_rel.{scope},</pre>	<pre>fence.sc.{scope}, fence.acq_rel.{scope}, ld.acquire.{scope}, st.release.{scope}</pre>			<b>✓</b>				

#### Challenge #1: How do we ensure that microarchitecture correctly implements its ISA MCM?



#### Our Approach: Bottom-up, Push-button Formal Verification of Hardware MCM Implementations





#5 Sound & complete formal specification

#4 Model Checkers


**A0:** State element **s** will never be updated by instruction io


A0: assert (`PCR\_<stage(s)> == pc0 |-> s == \$past(s)); `PCR\_0 != pc0 [\*0:\$]) ##1 (`PCR\_0 == pc0) ) );

#3 SystemVerilog Assertion (SVA)

Multi-V-scale µarch MCM synthesis: ~7 mins for 122 SVAs with no bounded proofs. SOTA hits 11-hour timeout on many proofs [Manerkar, MICRO'17].

# Cache coherence for heterogeneous compute, homogeneous memory






2019 Apple A12 (iPhone XS, XS Max, XR) 40+ accelerators


• • •

# Cache coherence for heterogeneous compute, homogeneous memory



# Memory consistency for heterogeneous compute, homogeneous memory







Forbidden: For some CL0 & CLj
Permitted: For some CL0 & CLj

...


### **Challenge #2:** How should we fuse heterogeneous clusters while upholding their MCM guarantees?



## Our Approach: Modular MCM-aware coherence protocol that is <u>designed once</u> & <u>verified once</u> (Cleaveland+, In Preparation)



Translation shim: translates local coherence protocol messages into MemGlue messages, accounting for cluster's MCM.



MemGlue Heterogeneous "Consistency Protocol"


#### MemGlue protocol:

- Coherence protocol that enforces the C11 MCM (a form of release consistency) globally.
- Does not enforce single-writer multiple reader, so as to fully exploit relaxed ordering of cluster MCMs
- Any C11-compatible cluster can be "plugged in"
- Currently "update-based" for producer-consumer sharing


**Co-design opportunity:** By having software **checkIn** and **checkOut** coherence units (e.g., cache lines), we can reduce protocol traffic.

### Preliminary Results: MemGlue nearly matches C11 ordering semantics for 6,738 litmus tests


- Manual complete proof that MemGlue enforces C11 for all programs
- Bounded model checker proof (Murphi) for 6,738 litmus test programs
- Dark/light colors: permitted/forbidden
- Green: C11, Yellow: Ordered MemGlue, Red: Unordered MemGlue (our proposal)



# Preliminary Results: MemGlue exploits weak ordering behavior as permitted by clusters




## **Opportunities** for Differentiated Access (Shared) Memory Architectures





#### Co-design opportunity:

Data structure granularity coherence to amortize metadata and protocol communication overheads.




# **Challenges** for Differentiated Access (Shared) Memory Architectures





- Challenge #3: Formalizing new reordering behaviors for software:
  - Concurrency created within a thread if data structures are mapped to distinct memories.
  - Persistency mismatches between heterogeneous memories.
  - Data-structure granularity coherence
  - Bounded de-synchronization may be permissible for certain applications (e.g., ML)
- Challenge #4: Designing new safety-nets to recover ordering when needed

#### Summary of Shared Memory Research Challenges



**Key takeaway:** We're just getting to the point of specifying/verifying memory consistency in non-DAM systems...DAM systems will make these problems much harder!