

# Orchestrating Coherence and Consistency in Heterogeneous Shared Memory Systems


Caroline Trippel

Assistant Professor of Computer Science & Electrical Engineering

Stanford Differentiated Access Memories Project

May 10, 2024

# 20 years ago, fundamental power limits forced a move to multi-core processors



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten  
New plot and data collected for 2010-2021 by K. Rupp


## Memory consistency model formalization efforts

**2005:** Intel's first **multicore** silicon production begins

**2004:** AMD demonstrates first x86 **multicore** processor

**1983:** IBM System/370 memory consistency model

**1979:** Lamport's **sequential consistency** for multiprocessors



# Memory consistency (and cache coherence) for homogeneous compute, homogeneous memory


Is this a legal program outcome?

ST x = 1  
ST flag = 1

LD flag = 1  
LD x = 0

**Forbidden:** SC, x86-TSO, RVTSO

**Permitted:** Arm, Power, RVWMO, PTX



“For a shared memory machine, the **memory consistency model [MCM]** defines the architecturally visible behavior of its memory system. Consistency definitions provide **rules about loads and stores** (or memory reads and writes) and **how they act upon memory**. As part of supporting a memory consistency model, many machines also provide **cache coherence protocols** that ensure that multiple cached copies of data are kept up-to-date.”


# Memory consistency (and cache coherence) for homogeneous compute, homogeneous memory

C1 reads values for x in a different order than C0 writes them!


ST x = 1  
ST x = 2

LD x = 2  
LD x = 1

**Forbidden:** All cache-coherent architectures




“For a shared memory machine, the **memory consistency model [MCM]** defines the architecturally visible behavior of its memory system. Consistency definitions provide **rules about loads and stores** (or memory reads and writes) and **how they act upon memory**. As part of supporting a memory consistency model, many machines also provide **cache coherence protocols** that ensure that multiple cached copies of data are kept up-to-date.”




# Orchestrating correct parallel program execution for homogeneous compute, homogeneous memory

```
atomic_bool flag; // C11 memory model
atomic_int x;
```

// thread 0

 x.store(1, **RLX**)  
flag.store(true, **REL**)

// thread 1


if (flag.load(**ACQ**) == true)  
 assert (x.load(**RLX**) == 1) 

**High-level language (HLL) MCMs** specify the **ordering requirements** of memory operations in a program.


**C11 MCM** says that assert cannot fail.

**HLL-to-ISA MCM** compiler mappings

// core 0

 ST X = 1  
  
ST flag = 1

// core 1

LD flag = r1  
cmp r1, #1  
bne end  
  
LD X → r2   
  
end:

**Instruction set architecture (ISA) MCM** specifies the **ordering guarantees** of memory operations executing on hardware.

**Forbidden:** SC, x86-TSO, RVTSO

**Permitted:** Arm, Power, RVWMO, PTX

# Orchestrating correct parallel program execution for homogeneous compute, homogeneous memory

```
atomic_bool flag;  
atomic_int x;
```

```
// thread 0
```

```
x.store(1, RLX)
```

```
flag.store(true, REL)
```

```
// thread 1
```

```
if (flag.load(ACQ) == true)
```

```
    assert (x.load(RLX) == 1)
```

**High-level language (HLL) MCMs** specify the **ordering requirements** of memory operations in a program.

**C11 MCM** says that assert cannot fail.



**HLL-to-ISA MCM** compiler mappings

```
// core 0
```

```
ST X = 1
```

```
FENCE
```

```
ST flag = 1
```

```
// core 1
```

```
LD flag = r1
```

```
cmp r1, #1
```

```
bne end
```

```
FENCE
```

```
LD X → r2
```

```
end:
```

Need **fences** to forbid illegal execution.

**Instruction set architecture (ISA) MCM** specifies the **ordering guarantees** of memory operations executing on hardware.

**Forbidden:** SC, x86-TSO, RVTSO

**Permitted:** Arm, Power, RVWMO, PTX

# Landscape of ISA Memory Consistency Models

Fences	Preserved program order within a thread				Store propagation order			Dependency order		
	PPO				Store Atomicity			Dependencies		
	W→R	W→W	R→R	R→W	MCA	rMCA	nMCA	addr	data	ctrl
x86-TSO [OSS09]	<b>mfence</b>	✓	✓	✓		✓		n/a	n/a	n/a
RVTSO [WA19]	fence rw,rw	✓	✓	✓		✓		n/a	n/a	n/a
ARMv8 [ARM13b]	dmb	dmb, stl	dmb, lda, ctrlisb	dmb, lda, stl, ctrlisb		✓		✓	✓	✓
RVWMO [WA19]	fence rw,rw, fence.tso	fence rw,rw, fence rw,w, fence w,w	fence rw,rw, fence r,rw, fence r,r	fence rw,rw, fence r,rw, fence rw,w		✓		✓	✓	✓
ARMv7 [ARM13a]	<b>dmb</b>	<b>dmb</b>	<b>dmb</b> , ctrlisb	<b>dmb</b> , ctrlisb			✓	✓	✓	✓
Power [IBM13]	<b>hwsync</b>	<b>hwsync</b> , <b>lwsync</b>	<b>hwsync</b> , <b>lwsync</b> , ctrlisync	<b>hwsync</b> , <b>lwsync</b> , ctrlisync			✓	✓	✓	✓
PTX [LSG19]	<b>fence.sc.{scope}</b>	<b>fence.sc.{scope}</b> , <b>fence.acq_rel.{scope}</b> , <b>st.release.{scope}</b>	<b>fence.sc.{scope}</b> , <b>ld.acquire.{scope}</b> , <b>fence.acq_rel.{scope}</b>	<b>fence.sc.{scope}</b> , <b>fence.acq_rel.{scope}</b> , <b>ld.acquire.{scope}</b> , <b>st.release.{scope}</b>			✓			





# Challenge #1: How do we ensure that microarchitecture correctly implements its ISA MCM?


```
// core 0    // core 1
ST X = 1      LD flag = r1
FENCE         cmp r1, #1
ST flag = 1   bne end
              FENCE
              LD X → r2
```

“stores update memory”  
“stores update memory in program order”

**SOTA: Top-down verification:** Teams of engineers manually encode **formal MCM properties**, map down to RTL signals, and evaluate with model checkers to get **bounded proofs**.



RISC-V CVA6 **Core Microarchitecture**  
[Zaruba & Benini, GitHub'19]




**Cache coherent** shared memory



[Hsiao+, MICRO'21]

# Our Approach: Bottom-up, Push-button Formal Verification of Hardware MCM Implementations



**A0:** State element **s** will never be updated by instruction **i0** with opcode **op**.

## #1 Static Netlist Analysis

## #2 Over-approximation of MCM “state update” and “ordering” guarantees

```
P0: assume (first |-> ( `PCR_0 != pc0 [*0:$] ) ##1
      ( `PCR_0 == pc0 [*1:$] ) ##1 ( `PCR_0 != pc0 ) );
P1: assume (first |-> s_eventually( `PCR_<stage(s)> == pc0 ));
P2: assume ( `PCR_0 == pc0 |-> `IFR == i0 );
P3: assume (opcode(i0) == op);
A0: assert ( `PCR_<stage(s)> == pc0 |-> s == $past(s) );
```

```
P4: assume ( `PCR_0 == pc0 |-> `IFR == i0 );
P5: assume (opcode(i0) == op);
P6: assume (first |-> strong( ( `IFR == `NOP &&
      `PCR_0 != pc0 [*0:$] ) ##1 ( `PCR_0 == pc0 ) ));
A1: assert (first |-> s_eventually( ( `PCR_<stage> == pc0 ) ##1
      (! `PCR_<stage> == pc0 ) ));
```

## #3 SystemVerilog Assertion (SVA)



**Multi-V-scale march MCM synthesis: ~7 mins for 122 SVAs with no bounded proofs.** SOTA hits 11-hour timeout on many proofs [Manerkar, MICRO'17].

## #4 Model Checkers

## #5 Sound & complete formal specification

# Cache coherence for heterogeneous compute, homogeneous memory


Homogeneous compute, homogeneous memory  
(Verify with bottom-up verification approach.)





**2019 Apple A12 (iPhone XS, XS Max, XR)**

40+ accelerators


# Cache coherence for heterogeneous compute, homogeneous memory



# Memory consistency for heterogeneous compute, homogeneous memory




# Challenge #2: How should we fuse heterogeneous clusters while upholding their MCM guarantees?






**Our Approach:** Modular **MCM-aware** coherence protocol that is designed once & verified once [Cleveland+, In Preparation]



**Translation shim:** translates local coherence protocol messages into MemGlue messages, accounting for cluster's MCM.




## MemGlue protocol:

- Coherence protocol that enforces the C11 MCM (a form of release consistency) globally.
- *Does not* enforce single-writer multiple reader, so as to fully exploit relaxed ordering of cluster MCMs
- Any C11-compatible cluster can be “plugged in”
- Currently “update-based” for producer-consumer sharing

**Co-design opportunity:** By having software **checkIn** and **checkOut** coherence units (e.g., cache lines), we can reduce protocol traffic.


# Preliminary Results: MemGlue nearly matches C11 ordering semantics for 6,738 litmus tests

- Manual complete proof that MemGlue enforces C11 for all programs
- Bounded model checker proof (Murphi) for 6,738 litmus test programs
- Dark/light colors: permitted/forbidden
- **Green:** C11, **Yellow:** Ordered MemGlue, **Red:** Unordered MemGlue (**our proposal**)






# Preliminary Results: MemGlue exploits weak ordering behavior as permitted by clusters




**Next steps:** Implement MemGlue as a hardware prototype.


# Opportunities for Differentiated Access (Shared) Memory Architectures




**Co-design opportunity:**  
Data structure granularity  
coherence to amortize  
metadata and protocol  
communication overheads.



**Example: NVIDIA Grace Hopper Superchip**




# Challenges for Differentiated Access (Shared) Memory Architectures



- **Challenge #3:** Formalizing **new reordering behaviors** for software:
  - **Concurrency created within a thread** if data structures are mapped to distinct memories.
  - **Persistency mismatches** between heterogeneous memories.
  - **Data-structure granularity coherence**
  - **Bounded de-synchronization** may be permissible for certain applications (e.g., ML)
- **Challenge #4:** Designing **new safety-nets** to recover ordering when needed

# Summary of Shared Memory Research Challenges



**Key takeaway:** We're just getting to the point of specifying/verifying memory consistency in non-DAM systems...DAM systems will make these problems much harder!